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Abstract - As thc design and fabricdon complc~xilies .for the 
inslnr,nL.nrorion-o,i-siliron .sy.wmr intens$>, optimization of coni- 
hined Buill-h SeIf-Kw (BIST) and Auronrared TEst Eqiripment (ATE) 
rmring becomes ,nore desirable to niert the required foulr-coverage 
d d e  iizaintaining accepluhle rust overlieud. The cost associared wirh 
conihiard B I S T / A E  krring qfsucli svslenrs rriainly consic1.T of the,fol- 
lowing; I) !he cos/ induced hy the BIST urea overliead and 2) rhe cost 
induced by the overdl resting lime. 111 general, BIST hos.fi.ster fe.sl- 
ing .sp~.ed I h m  ATE, while ir can provide only limired fault-cowrage 
and driving higher,/~ull-c~~"erag~ .from BIST meams additional urea 
cmt overhead On the other hand. higher fad-coverage con he I I F U -  
d!v achicied from ATE. bur cxce.~sive use q f A T E  mxdls  in addirional 
res1 lime cmr. Faid-coverage of BlST and ATE [Jhp U sign[ficonr 
rule since ir can &cl /he atm overhead in BIST and lest rime in 
BlSTlATE. TliiJyuper. is lopmpuse a novel numerical nierhod to.find 
an opliraizrd,/~ult-coveruge implemented in BlST and ATE so rho1 a 
nrininiuni cost con be rrchievrd. lhhe pxqmsed nrelhod. lherr. is ap- 
plii,d Io 1wo pardlrl combined BlST/ATI; testing schemes IO assure 
its technical validiw. 
Keywords . BIS7: ATE, combined BIST/ATE. yield.,@ulr co~x~roge. op- 
tinrizalion. 
1. INTRODUCTION 
In the last decade, instrumcntation-on-silicon technology 
has been developed rapidly which results in  highly integrated 
and complex chips. So the testing is becoming more and more 
difficult with the comparatively old test machincs. Usually Au- 
tomatic Test Equipment (ATE) is used to drive the test patterns 
to thc device-under-test (DUT) and then strohc the output from 
it to see the test result is a pass or fail. Thc testers used in in- 
dustry usually have up to 1024 channels [12]. Each channel 
can drive or strobe signal from the I or more DUT pins and 
can measure the electrical parameters of the DUT. Compared 
with the current GHz chips, the most testers are working at 
l00MHz level [121. The full speed test machine is too expen- 
sive for production so that some other testing techniques are 
used to complement ATE testing 1131. B E T  is widely used 
for this purpose nowadays [SI. (1 I]. The main advantage of 
BIST is the fast testing spccd which is alinost at the full speed 
of DUT (61 regardless the speed of the test machine, its speed 
is kind oftester independem. So for the high speed BIST test- 
ing takes the place of ATE for speed up. The disadvantage 
is although there arc lots of sophisticatcd way to generate test 
patterns for BIST, still many random-resilient faults can not 
he detected while those faults can bt: detected by deleninis-  
tic fault-oriented patterns in ATE testing [61, [ 1 I]. Considering 
tcst time is one ofthe most contributor to test cost, it is ohvious 
that using BlST test to achieve a relatively acceptable fault cov- 
erage which can result in a test time reduction because of the 
higher testing speed, then using thc deterministic patterns to 
achieve thc required final fault coverage by slower ATE testing. 
On the other hand, thc higher BlST fault coverage will result in  
a larger BlST area overhead which may significantly increase 
the cost of designing and silicon fabricating. So these two por- 
tions of the test cost must he taken into consideration for the 
overall cost, and this p a p  will discuss this issue later.Parallel 
testing is another factor which should he taken into consider- 
ation for the purpose of the overall test cost reduction. The 
typical tester in manufacturing industry has 256 to 512 chan- 
nels so that it is possihle to put multiple DUTs onto the test 
head to do the testing in parallel, meaning that a set of DUTs 
tested at the same time. This kind of method is widely used 
for memory chips like SDRAM, Flash because those kind of 
chips usually have less pins so that testers have enough chan- 
nels to support like 32 or 64 DUTs parallel testing [ 121. For 
some very complex devices like CPUs or chipsets, which have 
hundreds of signal pins, a single test head can not support par- 
allel testing due to the limitation olchannels. Some advanccd 
testcrs can support more than one test head so that pnmllel test- 
ing can he applied as well. So the parallel testing can he uscd 
in more complex chip testing as a way to increase the test yield 
and efficiency. As discussed in [I] ,  during parallel test, most of 
the resources of the ATE such as memory, test channels, powcr 
supply, are shared among DUTs. Therefore, when determined 
a$ faulty. a DUT can not he replaced until the test process for 
all the DUTs completed t12J. So in this process, the channels 
assigned to those DUTs, which have already been diagnosed as 
faulty, are idling until the test finish. The idle time is a function 
of the yield and faulty coverage [ I ]  and contrihutes to the total 
cost of the overall test process which will he analyzcd in this 
paper. 
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11. PROBLEM DEFINITION 
This paper deals with the cost-driven optimiziltion of com- 
bined BIST/ATE testing. The total test cost is comprised of 
wch as yicld. fault coverage tor diffcrcnt test 
stage, test sequence, test process modeling and so on. A novel 
method to optimize the factors in  order to minimize the total 
cost is to he proposed in this paper. As a few works have heen 
done to analyze the parallel testing in [ I ] ,  similar approaches 
are used throughout the paper, yet more practical factors are 
considered to model the test process with respect to the overall 
test cost. 
1. BIST/ATE in separate stages: the DUTs go through the 
BIST test first. DUTs which have heen found faulty by 
BIST are screened out (i.e., will not go to the next ATE 
test stage) by delayed replacement. The DUTs which can 
pass BIST test go to ATE test in  another stage. 
2. BIST/ATE in same stage: the DUTs go through the BlST 
test first, too. No matter what is the test result of BIST, 
all the DUTs will go to ATE test without being purged (iff 
from test head. 
Compared with ATE stagc, the tester used in BIST stage is 
not required to he so advanced. and usually has slower work- 
ing frequency, small memory, etc. So the price of the tester 
is cheaper as well as the test time cost. In this case, we can 
combine the BIST with some comparatively simple DC tesl- 
ing such as opedshort test, IDDQlleakage test in  the low end 
Lester and in the later discussion in this paper. a cost saving 
can he reached by using this scheme in somc situation. Af- 
ter this test stagc, pass those good DUTs to the following ATE 
stage. In this stage. usually a high-end tester with higher speed 
and memory is needed to drivc test patterns to DUTs and oh- 
serve the results. So, the cost per unit-time is different in  these 
two stages from the machine utilization point of view. An ad- 
ditional touchdown hetween these two stages should hc taken 
into consideration as well. 
For the second approach, BIST and ATE are utilized in the 
same test stage. So the tester used for this approach is usually 
a high-end tcstcr, which is more costly than the tester for the 
first approach. The advantage of this scheme is, because the 
DUTs which failed in BlST test do not need he removed from 
the test head, no additional touchdown is required so that it can 
help saving test time cost. 
As already shown in [ I ] ,  the test time is a function of fault 
coverage, For BIST testing, additional circuitry should he 
added to the chip to get a certain desired level of fault coverage. 
Compared with ATE, which uses Automatic Test Pattern Gen- 
eration (ATPG) tools to generate patterns to achieve a desired 
level of fault coverage. the fault coverage achieved by BlST 
is much more expensive. Because of the very fast application 
time in BlST test, the test time in BlST stage is much lower 
than in ATE which can contrihute to the cost reduction. So this 
paper will find a balance point to achieve minimum cost. 
A novel cost-driven optimization technique for combined 
BIST/ATE testing is proposed, and then validated through 
parametric simulations in this paper. 
111. PRELIMINARY 
A few numerical models for test time of parallel testing has 
hccn reported in [ I ]  and the proposed cost-driven optimization 
technique is hascd nn the models. 
The fnllowing notation will be used throughout this paper. 
1. t,: the expected time required for a DUT to pass the en- 
2. t J :  the expected time required to diagnose a faulty DUT 
3. y: the yield 
4. V :  the number of total test vectors 
5 .  no: the expected numher of faults per faulty chip 
6. fnf: required fault coverage for the whole testing process 
7. fE: fault coverage achieved hy ATE testing 
8. A:: the numher ofpatterns in the minimal test set applied 
9. T , I J ~ :  the average test time for parallel testing 
In order tu  characterize the test time in parallel testing, sev- 
eral terms have heen defined in the pepcr. y is the yield (i.e. 
the number ofgood DUTs at thc end of test divided hy the lo- 
tal input DUTs in percentage), t, is  the test-time-good which is 
the expected time required for a good DUT passing the whole 
tcst process, and t, is test-time-had which is the expected time 
required to diagnose a Faulty device. So the expected test time 
o f a  DUT, which is designated by t, can he calculated hy 
tire test process 
hy ATE 
t = t, x 2( + t ,  x (1 ~ y) ( 1 )  
As per the discussion in [ 2 ] ,  110 is the possihle average num- 
ber of faults per faulty chip. so the prohahility of a faulty DUT 
to he detected by test vector U (among the total of V test vcc- 
tors) can he given by 
From 11 and 121, the expression can he explained as fol- 
lows; there are total of V'" comhinations in which the V avail- 
able vectors can detect the no faults. The numher oC comhina- 
lions in which only a vcctor IJ detects the fault and none of 
the previous vcctors ( I  to . I J - I )  detects any of the 71," liults is 
(V - I J  + 1)"" ~ (V - v)"". Thus the expected test-time-had 
for a faulty device with 110 faults is given hy 
.." "=l 
Also we define C as the number of DUTs can he put onto 
test head simultaneously fur parallel testing, D as the number 
of total input DUTs. As shown in [ I ] ,  the average test time of 
a parallel testing is 
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In  141, an almost linear relationship hetween test set size 
and Iault coverage has k e n  found in semi-logarithmic scale. 
In other words, 
where f c  is the fault coverage achicved hy ATE testing, 
f;z, is the required fault coverage Cnr the whole testing process 
(combined BIST/ATE), V is the test vectnr size in ATE and 
N ,  is thc numher of pattcrns in the minimal test sct which are 
applicd by the ATE [ I ] ,  [4]. 
IV. ANALYSIS ON TEST TIME COST 
I n  the manufacturing factory. test time can signilicantly af- 
fect most of the costs such as machine utilization, direct peoplc 
resource, relevant material storage (auxiliary machines), etc. 
Thus. if test time can he reduced, the tntal testing cost can be 
cut significantly. Considering the last testing speed of BIST, as 
the BlST test coverage increases, t n  reduce the ATE test cover- 
age to speed up the overall test process, the total test time can 
be significantly reduced. 
The following notation will k used throughout the paper, 
in addition to the notation defined in the previous section . 
I .  X : a emstant to model the random-resilience of faults 
2. f a :  test coverage achieved hy BlST testing 
3. yio: input yield ofBIST stage 
4. T J ~ E :  input yield of ATE stagc 
S. t p f j / t l ~ :  the test timc a DUT passing/failing in BlST 
6. t P E , ' t f E :  the test time a DUT passinglfailing in ATE test 
7. T,IJYE: the average test time for ATE testing 
By the Williams' model shown i n  [3], the BlST coverage 
after applying Nth vector can he expressed as fnllow 
ICs1 
fo  f n r  (1 - e - X ~ l o ~ l a A '  ) (6) 
where X denotes a constant that is used 111 model the 
random-resilience of faults. The larger X is, the easier the fault 
can he detected hy random test pattcrns. Since the tcst time 
is proportional to the number of test vectors. we can solve N 
from thc equation and then get the test timc as fnllows 
tPB ~ N = l()?xlfl(l-$) (7) 
Because the passing/ ng status can he known for a DUT 
only after all the test vectors are executed, the test-time-good 
and test-time-bad are the Same in BIST. So we have tpB=tfL1. 
From equation (4), the average test time T , , s g ~  in  BlST stage 
for total D DUTs can he calculated as follows 
T,,,B = D/C x tpa (8) 
Using the same method, we can solve V from equation (S), 
and 
fc = f,Ai - f u  (9) 
alsn the test timc good in ATE is prnportional to the test 
vector sizc. and can he expressed as follows 
(10) 
From equation (3) and ( IO) ,  it can he observed that the t f .q  
proportional to the function of f a .  Now let us scale the test 
time and let n denote the relative speed o lBlST over ATE [4], 
151, s o  that we have 
x logill N. I - I 3  t p E  (x I/ = 10- 
In the lirst approach, the detected faulty DUTs hy BlST 
should he removed Crom the total D DUTs. In order to get 
the parallel test time in ATE stage. we need calculate the re- 
maining T DUTs after BIST. 
In [6], Williams and Brown have shown that 
Dl, = 1 - :ty0 = 1 - & - f  (14) 
where yi  is the input yield oC a test stage, :yo is the output 
yield of the test stage and f is the fault coverage 0 1  the current 
test stage. Because the comhined BlST and ATE fault coverage 
is f n r .  and the ATE coverage is f;zi - fB> we can calculate the 
input yield of B I S T y i ~  and input yield of ATE ?/,E, if the linal 
yield y is known. 
- 
via = yl-1"' (15) 
yiF; = ; y ~ - i l , , , - l , , l  (16) 
Since BIST and ATE are two successive stages, the y I ~  is 
also the output yield of BIST yo". Thus the n u m k r  of good 
DUTs after BIST. which is designated by A{, is 
In order to calculate the test time in ATE hy equation (4), 
we need know the "true" yield of ATE (i.e.. the number of 
good DUTs passing all the test process divided hy the number 
of total input DUTs in percentage value) 
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Since we use different testers in these two serial test stages, 
and ATE cost is much higher than BIST cost becausc the ATE 
testing requires more test channels tn drive and strohe signals 
from the DUT so that the machinc is more advanced. Thus, it  
is assumed that the cost i n  ATE is ,8 times higher than in BIST 
stage. Let us further assume that cust in BIST is expected as 
dollar per unit test time and the touchdown time cost is 4 which 
is hased on the manufacturing process. We can scale 4 as a 
percentage of cost in ATE. So, the cost for (he test process is 
~ost,,,, = 1 x T ~ ~ ~ B  + D x (1  + $1 x T a v g ~  (20) 
The 4 can reHect numerous factors of cost in the manufac- 
turing line. It highly depends on the process, like how to get 
the DUTs out from the first tester and how to merge several 
subsets of DUTs into a new set and then g o  to the next stage. 
So once the manufacturing process of the factory is defined, the 
4 can he ohtained from the empirical data. 4 has a significant 
impact on the total cost in test as shown in figure (I) .  
Fig. 1 .  Cost versus RlST covcnp with different @ values 
In the second approach, BIST and ATE testing are executed 
in one test stage (i.e. one tester), although those two different 
testing phases are still in two successive steps. Since no DUT 
will be removed from the test head even if it fails in BIST test- 
ing, the test time for the whole testing session is t p ~ ~  and is 
given hy the sum of BIST and ATE pass times 
t p B E  = tpB + tpE (211 
Assuming that all faults are equally likely, f~ is the proha- 
hility that a DUT fails at BIST stage and f n 1 - f ~  is the proha- 
hility that a DUT fails at ATE stage. So, the fail rime is 
t l B E = t f B x f B + t f E X ( f n J ~ f B )  (22)  
Now  BE and t f B E  can he plugged into equation (4), and 
the total parallel test time can be obtained from 
T a l r y ~ ~ = D / C X  [ ( l - Y ) C X ( t f B X f R + t f E X ( f ~ ~ - f u ) )  
+ (1 ~ (1 - ?/)Cl x (tpZ( + t p E ) ]  (23)  
It is notable that the tester for this testing scheme is an ad- 
vanced tester and there is no additional touchdown time cost $. 
Now we can have the cost in this scheme 
C O S t l c s t B E  = P x T a v c , ~ ~  (24) 
Now let us compare the two diffcrent approaches. Paramet- 
ric simulation results are shown in figure (2) and figure (3). 
where n=100, p=2, and 4 has different values 0, 0.1, 0.2, 0.3. 
We can see the 4 plays a significant part on the difference he- 
tween these two approaches, when the 4 increases, the first 
approach shows a worse performance from the cost point of 
view compared with the second approach. 
Another parametric simulation results are shown in figure 
(4) and figure (3, where 4=20%, p=2, and U has different 
values from 1, 10, 50, 100. 
The U is the BIST/ATE speed ratio. In a certain manufac- 
turing process, the parameters such as 0, yield, 4 are known, 
so that if U is small, and pretty high f ~ ,  the first approach has 
some advantages over the second one. Also, there are many 
other factors which can affect the cost results ofthose two ap- 
proaches. For a certain manufacturing process, those relevant 
parameters can he plugged into the equations (20) and (24) and 
then choose the less costly one of these two different schemes. 
Those parameters can be either obtained from factory process- 
ing or empirical data. So, we can use the same analysis method 
ahove to decide which approach is more. suitable for a certain 
case. 
Fig. 4. Cost of WO approaches versus BlST covrmgr with dillcrenl n villuei 
V. COST ANALYSIS IN AREA OVERHEAD OF BlST 
To implement BIST, we need to build additional circuitry 
on the chip to realize the testing lunction: ineanwhile an ad- 
ditional cost is induced. Compared with the test time cost in  
the manufacturing process, the physical chip fahrication cost is 
much higher. Also, the higher fault coverage means a higher 
cost. Although as shown in figure (1) the cost in  test time de- 
creases when fault coverage in B E T  increases, we cannot let 
the fault coverage to hc unrealistically high hecause the addi- 
tional cost due to BlST area overhead should he considered at 
the same time. 
The area overhead of BlST is highly depends on multiple 
factors [71, [8J, 191, [ I  1 1 ,  [IO]. So it is hard to dcrive a unique 
Fig. 5. Cos1 d l w o  approaches versus RlST coverage with dillerml n values 
mathematical model to characterize the relation hetween the 
area overhead and the fault coverage. Instead, it is possihlc 
to gather empirical data to construct a tahlc to describe the re- 
lation between fault coverage and Arca overhead as shown in 
Table (I). 
TAHLE I 
O N E  P0SSIIII.F KEI.ATION U l i T W B t N  FAULT CI>VtKA<iE Ann AREA 
11VIiKHI~AII 
Let us scale the cost in  BISToverhead hy unit-test-time cost 
in BIST. Assuming the unit overhead cost is y times higher 
than unit-test-time cost in BIST, the area overhead cost of D 
DUTs is 
Cost,,,, = y x D x Area ( 2 5 )  
The Area is BlST circuit in square cm divided by total chip 
circuit in square cm in percentage. 
VI. OVERALL COST COMBINED TEST TIME COST 
AND AREA OVERHEAD COST 
From the ahove analysis, the overall cost can he ohtained hy 
Cost,'(( = costt,,9t +Cost,,,,, (26) 
adding those two sepwate costs together 
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Drawing a plot of Cost,[[ in dollar value in Y axis and ver- 
sus BlST fault coverage fo in  percentage value in X axis, we 
can see that there is a minimum point in  the curve which is the 
minimum cost point we need achieve. 
In order to draw figure (6), several parameters are prede- 
fined. The required fault coverage f n ~  is equal to 9870, the 
overall yield is equal to YS% which we can ohtain from indus- 
try empirical data; oi equal to I 0 0  which means BIST test speed 
is I00 times faster than ATE; 0 is equal to 2 which means the 
tester in ATE stage is 2 times more expensive than the one in 
BlST stage: 4 is equal to 208, and those three parameters a 
,O 4 are based on which kind of manufacturing process is em- 
ployed. N ,  is 10 as well as X which are from empirical data. 
There are live curves in the graph: BIST area overhead cost 
curve. test time cost curves for the two approaches and total 
cost curves for Ihc two approaches respectively. Both of the 
total cost curves have the minimum point at f ~ = 7 0 % ,  which 
mcnns we can achieve minimum cost if we design the BlST 
circuit to get 70% fault coverage in the conditions we descrihed 
in ahove paragraph. But, obviously. in  this case, the second 
approach costs less than the first onc. Thus, in this kind of 
manufacturing process. we can feedback to design engineers to 
develop BIST with 70% fault coverage and generate ATE test 
patterns to achieve the rest f A I -  f ~ = 2 8 %  fault coverage; and 
use the second approach which mcilns put BlST and ATE in 
one test smge (i.e. same tester) then can achieve the minimum 
cost. 
The proposed optimization model is flexible enough to ac- 
commodate different sets of parameters to find the optimal cost 
and BIST fault coverage combinations. 
VI1. CONCLUSION 
In this paper, a methcid to optimize the fault coverage in 
BlST combined with ATE testing to achieve a minimum cost 
is proposed. Based o n  signilicant testing parameters such as  
yiclrl, touchdown time 4, BIST/ATE speed ratio n. and the re- 
lation tahle 11f area overhead versus BlST fault coverage f tl 
to determine which parallel testing scheme to use and how 
high BIST fault coverage fu should he maintained i n  order 
to achieve a minimal cost. The main purpose of this paper 
is to find a optimal point of f n  at which a minimum cost of 
the whole processing in a certain manufacturing processing 
system can be achieved. The cost saving efficiency of these 
two approaches is analyzed in different situations and the way 
to make selection between thosc two approaches is proposed. 
Parametric simulation results assure that the proposed cost op- 
timization technique is simple and effective to find the opti- 
mized parameters. 
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